For this method, a Silicon on Insulator (SOI) wafer is used to tailor etch rates and thickness in initial steps of the process. The simple three step process approach is comprised of grayscale lithography, deep reactive-ion etch (DRIE) and liftoff of the SOI wafer. The liftoff process is used to dissolve the insulating layer, thus separating sections of the wafer as individual silicon…
Keywords
- (-) Show all (208)
- Instrumentation (39)
- Additive Manufacturing (37)
- Sensors (16)
- Synthesis and Processing (16)
- Diagnostics (13)
- Photoconductive Semiconductor Switches (PCSS) (9)
- Electric Grid (8)
- Imaging Systems (8)
- 3D Printing (7)
- Materials for Energy Products (7)
- Carbon Utilization (6)
- Semiconductors (6)
- Compact Space Telescopes (5)
- Data Science (5)
- Laser Materials Processing (5)
- Therapeutics (5)
- Cybersecurity (4)
- Diode Lasers (4)
- Material Design (4)
- Optical Switches (4)
Technology Portfolios
Image
LLNL has developed a method of extending device lifetimes by imprinting into the device a shape that excludes specific vibrational modes, otherwise known as a phononic bandgap. Eliminating these modes prevents one of the primary energy loss pathways in these devices. LLNL’s new method enhances the coherence of superconducting circuits by introducing a phononic bandgap around the system’s…